this post was submitted on 30 Oct 2024
114 points (88.0% liked)

Technology

59589 readers
2962 users here now

This is a most excellent place for technology news and articles.


Our Rules


  1. Follow the lemmy.world rules.
  2. Only tech related content.
  3. Be excellent to each another!
  4. Mod approved content bots can post up to 10 articles per day.
  5. Threads asking for personal tech support may be deleted.
  6. Politics threads may be removed.
  7. No memes allowed as posts, OK to post as comments.
  8. Only approved bots from the list below, to ask if your bot can be added please contact us.
  9. Check for duplicates before posting, duplicates may be removed

Approved Bots


founded 1 year ago
MODERATORS
 
you are viewing a single comment's thread
view the rest of the comments
[–] lnxtx@feddit.nl 9 points 3 weeks ago (5 children)

Do 7 nm chips are more energy intensive than older 100 nm?
Or it's just scale, more chips to manufacture, more energy needed.

[–] n3m37h@sh.itjust.works 15 points 3 weeks ago (2 children)

Cutting edge chips consume more electricity to manufacture as there are a crapload more steps than older fabs. All chips are made on the same size silicon wafers regardless of the fabrication process.

Gamers Nexus has some good videos about chip manufacturing if you are interested

[–] Kidplayer_666@lemm.ee 6 points 3 weeks ago

“Thanks Steve”

[–] sugar_in_your_tea@sh.itjust.works 2 points 3 weeks ago (1 children)

I'd be interested in a "payback period" for modern chips, as in, how long the power savings in a modern chip takes to pay for its manufacturing costs. Basically, calculate performance/watt with some benchmark, and compare that to manufacturing cost (perhaps excluding R&D to simplify things).

[–] n3m37h@sh.itjust.works 2 points 3 weeks ago

Honestly, if you go through all the node changes you could do the math and figure out. Like N3 to N2 is a 15-20% performance gain at the same power useage.

It wouldn't be exact. But I doubt any company will tell you how much power would be used in the creation of a single wafer

load more comments (2 replies)