this post was submitted on 29 Jul 2024
187 points (91.2% liked)

Technology

59605 readers
4225 users here now

This is a most excellent place for technology news and articles.


Our Rules


  1. Follow the lemmy.world rules.
  2. Only tech related content.
  3. Be excellent to each another!
  4. Mod approved content bots can post up to 10 articles per day.
  5. Threads asking for personal tech support may be deleted.
  6. Politics threads may be removed.
  7. No memes allowed as posts, OK to post as comments.
  8. Only approved bots from the list below, to ask if your bot can be added please contact us.
  9. Check for duplicates before posting, duplicates may be removed

Approved Bots


founded 1 year ago
MODERATORS
you are viewing a single comment's thread
view the rest of the comments
[โ€“] recklessengagement@lemmy.world 8 points 3 months ago (1 children)

Possible solution to the Von Neumann bottleneck? Or does this address a different issue

[โ€“] palordrolap@kbin.run 12 points 3 months ago* (last edited 3 months ago)

To stick with the analogy, this is like putting a small CPU inside the bottle, so the main CPU<->RAM bottleneck isn't used as often. That said, any CPU, within RAM silicon or not, is still going to have to shift data around, so there will still be choke points, they'll just be quicker. Theoretically.

Thinking about it, this is kind of the counterpart to CPUs having an on-chip cache of memory.

Edit: counterpoint to counterpart